RegViz: Visualize CSSTAT Bitfield

Texas Instruments /MSP432P401V /CS /CSSTAT

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as CSSTAT

LFXT_ON=LFXT_ON_0, SMCLK_ON=SMCLK_ON_0, VLO_ON=VLO_ON_0, LFXTCLK_ON=LFXTCLK_ON_0, SMCLK_READY=SMCLK_READY_0, HSMCLK_READY=HSMCLK_READY_0, HFXT_ON=HFXT_ON_0, HFXT2_ON=HFXT2_ON_0, DCOBIAS_ON=DCOBIAS_ON_0, REFO_ON=REFO_ON_0, MCLK_READY=MCLK_READY_0, MODOSC_ON=MODOSC_ON_0, DCO_ON=DCO_ON_0, ACLK_ON=ACLK_ON_0, REFOCLK_ON=REFOCLK_ON_0, BCLK_READY=BCLK_READY_0, ACLK_READY=ACLK_READY_0, VLOCLK_ON=VLOCLK_ON_0, MODCLK_ON=MODCLK_ON_0, HSMCLK_ON=HSMCLK_ON_0, MCLK_ON=MCLK_ON_0

Description

Status Register

Fields

DCO_ON	DCO status 0 (DCO_ON_0): Inactive 1 (DCO_ON_1): Active
DCOBIAS_ON	DCO bias status 0 (DCOBIAS_ON_0): Inactive 1 (DCOBIAS_ON_1): Active
HFXT_ON	HFXT status 0 (HFXT_ON_0): Inactive 1 (HFXT_ON_1): Active
HFXT2_ON	HFXT2 status 0 (HFXT2_ON_0): Inactive 1 (HFXT2_ON_1): Active
MODOSC_ON	MODOSC status 0 (MODOSC_ON_0): Inactive 1 (MODOSC_ON_1): Active
VLO_ON	VLO status 0 (VLO_ON_0): Inactive 1 (VLO_ON_1): Active
LFXT_ON	LFXT status 0 (LFXT_ON_0): Inactive 1 (LFXT_ON_1): Active
REFO_ON	REFO status 0 (REFO_ON_0): Inactive 1 (REFO_ON_1): Active
ACLK_ON	ACLK system clock status 0 (ACLK_ON_0): Inactive 1 (ACLK_ON_1): Active
MCLK_ON	MCLK system clock status 0 (MCLK_ON_0): Inactive 1 (MCLK_ON_1): Active
HSMCLK_ON	HSMCLK system clock status 0 (HSMCLK_ON_0): Inactive 1 (HSMCLK_ON_1): Active
SMCLK_ON	SMCLK system clock status 0 (SMCLK_ON_0): Inactive 1 (SMCLK_ON_1): Active
MODCLK_ON	MODCLK system clock status 0 (MODCLK_ON_0): Inactive 1 (MODCLK_ON_1): Active
VLOCLK_ON	VLOCLK system clock status 0 (VLOCLK_ON_0): Inactive 1 (VLOCLK_ON_1): Active
LFXTCLK_ON	LFXTCLK system clock status 0 (LFXTCLK_ON_0): Inactive 1 (LFXTCLK_ON_1): Active
REFOCLK_ON	REFOCLK system clock status 0 (REFOCLK_ON_0): Inactive 1 (REFOCLK_ON_1): Active
ACLK_READY	ACLK Ready status 0 (ACLK_READY_0): Not ready 1 (ACLK_READY_1): Ready
MCLK_READY	MCLK Ready status 0 (MCLK_READY_0): Not ready 1 (MCLK_READY_1): Ready
HSMCLK_READY	HSMCLK Ready status 0 (HSMCLK_READY_0): Not ready 1 (HSMCLK_READY_1): Ready
SMCLK_READY	SMCLK Ready status 0 (SMCLK_READY_0): Not ready 1 (SMCLK_READY_1): Ready
BCLK_READY	BCLK Ready status 0 (BCLK_READY_0): Not ready 1 (BCLK_READY_1): Ready

Links

() ()